Specifies the logical layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. Intended to be used as a component within a profile to build systems with higher levels of compatibility.
Status : WithdrawnPublication date : 1994-12
Edition : 1Number of pages : 208
Technical Committee:Information technology